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Abstract — This paper presents a design method of LC cross-coupled oscillators using a large signal
S-parameter open loop approach instead of typical negative resistance methodology presented in the liter-
ature. The open loop technique allows extraction of loaded quality factor of the complete oscillator circuit
and observe how oscillation conditions change with increasing oscillator signal amplitude. As a result,
highly non-linear modes of oscillator operation (class-C in this case), can be analysed without necessity of
conducting time consuming transient simulations. The presented method is not technology specific and
allows fast calculations under changing bias conditions. The simulated class-C 130 nm CMOS oscillator
operates at 5 GHz from a reduced power supply of 350 mV, achieving average SSB phase noise better than
-115 dBc/Hz at 1 MHz offset from the carrier, using a relatively low loaded quality factor (QL ≈ 10) LC
resonator. The presented VCO has tuning range of 280 MHz to compensate for process and temperature
variations. In steady state, MOSFET devices in the oscillator operate in class-C i.e. for VGS < Vth, resulting
in low power consumption of less than 0.5 mW RMS.
Keywords — CMOS, voltage controlled oscillators, open loop analysis, large signal S-parameters.
I INTRODUCTION
Design of LC oscillators at RF frequencies using deep
CMOS technology becomes a challenge to meet the
stringent performance of modern communication stan-
dards. A trend for battery operated, hand held devices,
promotes low power solutions and leads to improved
energy consumption of whole RF systems. This forces
the RF designers to find the ways to implement circuits
under reduced voltage headroom and lower current am-
plitudes - clearly a quite demanding task if the expected
performance has to remain high. In case of oscillators,
the performance metrics include: low phase noise to
avoid the destructive effects of reciprocal mixing, large
signal swing to provide enough drive for mixers or fre-
quency dividers and small footprint for cheap integra-
tion. These requirements become even more stringent
when the deep submicron technologies are taken into
account due to an unique set of additional phenomena
related to high degree of scaling.
The practical observation of LC oscillator behavior
leads to conclusion that the power consumption of the
circuit is not constant. In general, less power is con-
sumed to sustain the oscillations than to start them.
Thus, once signal is generated and its amplitude is sta-
ble, the bias conditions of the circuit can change such
the amount of current drawn from the power supply is
decreased resulting in smaller RMS power. This can
be obtained for example by setting the gate voltage of
MOS transistors below a threshold voltage so the only
force periodically switching the transistors “on” and
“off”, comes from the sinusoidal signal generated by
the oscillator itself. Thus, while biased in class-C, ac-
tive devices in the oscillator core stay “on” for shorter
time during each period than during start-up [1–6].
The described case is not trivial to analyse in prac-
tical circuits, as the conditions to sustain oscillations
differ from the ones during start-up period. To start the
oscillator we use two DC biased cross-coupled transis-
tors producing negative resistance which net amount is
larger than combined losses of a resonator. The neg-
ative resistance is a small signal parameter found as a
derivative of the corresponding bias state and can’t be
calculated in class-C where DC current is 0. More-
over, because the oscillator is a closed-loop system, it
is impossible to observe how various circuit parame-
ters change with increasing amplitude, especially the
loaded quality factor of the resonator (controlling res-
onator selectivity and phase noise of the oscillator)
When negative resistance approach becomes no
longer practical, a feedback analysis can be used in-
stead, even if the original circuit of interest is not nor-
mally considered to be a feedback oscillator. This pa-
per proves this can be achieved by combining two tech-
niques known as Alechno’s virtual ground circuit trans-
formation [7] and Randall-Hock’s open loop gain cor-
rection [8] leading to a simple, intuitive design method-
ology of LC cross-coupled oscillators operating under
class-C bias.
II OPEN LOOP ANALYSIS OF A CROSS-COUPLED
OSCILLATOR
+ |G( jω)|e jφ(ω)
Yout( jω)Xin( jω)
Fig. 1: Generic positive feedback oscillatory circuit.
The feedback approach to oscillator relies on two
important parameters: open loop gain and phase re-
sponse of the loop. As depicted in Figure 1, a feedback
oscillator consists of generic transconductance block,
which output is sampled back to the input. Under cer-
tain conditions, this circuit has the potential to become
unstable if for zero input excitation X( jω) the out-
put response Y ( jω) is non-zero. These conditions are
widely known as Barkhausen’s criteria:
|G( jω)|= 1→ Amplitude condition (1)
that is the system has unity open loop gain G( jω), and
φ(ω) = 2kpi for k = 0,1, . . .→ Phase condition (2)
the total phase shift of open loop equals zero (or mul-
tiple of 2pi). Phase φ(ω) of open loop leads to a loaded








To successfully analyse a cross-couple oscillator us-
ing open loop technique, the feedback loop around the
circuit has to be recognised first. In many oscillators
that are considered negative resistance systems, this
loop can be obscured and additional circuit transfor-
mations may be necessary to identify it. One of the
simplest methods of such transformations found in lit-
erature is Alechno’s technique [7]. Although in cross-
coupled oscillators the feedback loop is rather obvious
to identify, Alechno’s technique proves useful still, as
it allows to rearrange circuit such the main parasitics
can be included in open loop analysis. The described
method makes it possible to introduce a virtual ground
in one of the nodes, not grounded under normal op-
eration (the oscillator output for example). It has to
be noted that as in any transformation of this kind, re-
sulting circuits are different to the closed loop counter-
parts and thus represent approximations with finite ac-
curacy. However (1)-(3) are now available directly (ei-
ther through calculations or simulations), making open
loop analysis possible.
Figure 2 depicts classical low voltage cross-coupled
VCO architecture, with single differential planar in-
ductor, tank capacitance being a combination of MIM
capacitor and MOS varactors, and NMOS pair used for
compensation of energy losses in the resonator. Apply-
ing Alechno’s transformation to this circuit, yields an
open loop equivalent presented on 3. Roman numer-
als on both figures correspond to the same nodes in
both circuits. Quick glance at the transformed circuit
reveals that, in fact, two loops can be recognised. The
main loop under consideration is formed between drain
of M2 and gate of M1, and the second one, made of LC
components around M1. In general, the LC-M1 loop
can be unstable itself, however only in a presence of
M2 (and the main loop) the proper Barkhausen’s crite-
ria for whole VCO can be defined. This is due to the
fact that in practical situations, amplitude condition (1)
for both loops is much different.
The loop has been opened at node II, with respective
ports P1 and P2 characterised with generic impedance
Zs. The transformation has been conducted in steps.
First, all of the points at RF ground have been con-
nected together (Vdd , VSS, Vb and Vtune). Then, the
outputs at node IV has been connected to the virtual







































Fig. 3: Open loop equivalent of cross-coupled oscillator.
and M2 with a single reference to the virtual ground.
After transformation, all transistors and varactors have
to be DC biased through set of blocking capacitors and
RF chokes, omitted from Figure 3 for clarity.
Equations (1)-(3) can be calculated using relatively
fast two port network S-parameter analysis in any RF
circuit simulator and post processed in MATLAB. We
have recognised that since an oscillator operates under
large signal regime, large signal S-parameters are the
most suitable for the characterisation. Small signal be-
haviour can be still extracted, providing that relatively
low magnitudes of test signals from P1 and P2 are ap-
plied.
b) Gain correction
The last important step of the analysis is a correction
of calculated results due to unmatched impedances of
open loop ports and test generators P1 and P2. In the-
ory, during circuit simulation, corresponding reflec-
tion coefficients on each port could be extracted for
every frequency of interest and subsequently used to
calibrate Zs for each source. This process however
is tediously slow and becomes impractical especially
during oscillator start-up and bias changes. It is then
more practical to use Randall-Hock’s correction of
open loop transfer function accounting for unmatched
port impedances [8].
Gcr( jω) = S21−S121−S11S22 + S21S12−2S12 (4)
The corrected gain (4) allows to estimate (1)-(3) at
the same time capturing small and large signal behavior
of an open loop cascade from Figure 3.
III VCO DESIGN
Using the circuit presented on Figure 2 together with
UMC 130 nm RF process libraries, 5 GHz, low power
CMOS oscillator has been designed. The important
circuit parameters are presented in Table 1. The loaded
quality factor of the resonator averages on 10 at reso-
nant frequency of 5 GHz. Gates of both transistors are
biased through DC block capacitor Cb and high resis-
tance RF resistor, forming RF block to ground. Cross-
coupled pair is formed using minimum length devices.
As circuit is intended to operate well under 1 V and
with limited headroom, no current source was used, al-
lowing for relatively large output signal swing, in the
range of Vdd . Oscillator produces two out-of-phase si-
nusoidal signals at nodes II and IV respectively, that
Table 1: Circuit paramters of the proposed VCO.
Part Dimensions Value@5 GHz Comments
L1 + L2
OD=220 µm, W=9.7 µm, 1.4 nH
single differential inductorS=1.6 µm, NT=2 Q=19
C W=0.2 µm, L=20 µm, 440 fF MOM RFNF=10, M=4, nm=5 Q=50
Cvar
W=2.54 µm, L=0.25 µm, 221.3 fF MIS RFNF=6, M=5 Q=40–80
M1,M2
W=1.2 µm, L=0.12 µm,
– RFNF=5, M=6
Cb
W=50 µm, L=40 µm, 2 pF MIM RFM=1 Q=50
Rb W=1 µm, L=7 µm, M=1 7 kΩ High-res. RF
Cprst ideal 0.15 pF load and layout parasitics
in the practical circuit have to be extracted through the
buffer amplifiers, not included in this paper. To ac-
count for parasitic capacitances of layout and buffer
amplifiers, two 0.15 pF capacitors were included in the
circuit, connected in parallel between nodes II-III and
IV-III, respectively.
IV SIMULATED RESULTS
a) Open loop transfer function analysis
The circuit from Figure 3 has been co-simulated in
Eldo RF and MATLAB. Large signal steady state (SST)
simulation allows to extract scattering parameters ma-
trix of interest as function of frequency and port am-
plitude. When the correction algorithm (4) is em-
ployed, a real source impedance of 50 Ω can be used
directly. To achieve good accuracy, SST has been set
to 11 harmonics. During start-up, the circuit is biased
with Vb = 500 mV, initially consuming RMS power of
0.82 mW from 350 mV supply voltage. When oscil-
lator reaches steady state, the power consumption in-
creases to 0.94 mW RMS. The increased power con-
sumption can be attributed to two factors. Firstly, large
signal swings influence voltage controlled parasitics of
the transistors, such more current is drawn by them
during operation of the oscillators. Secondly, because
drain currents of cross-coupled pair in any LC oscil-
lator have a from of short pulses, they introduce har-
monics on top of DC signal required for bias. Thus, in
steady state some additional power from the source is
transferred into the harmonics.
Figures 4 and 5 present the results of gain and phase
calculations of corrected open loop transfer function,
Gcr( jω). Tuning voltage Vtune is set to 0 as the varac-
tors are used to tune the oscillator in steady state. Also,
for this tuning voltage the varactors have also the low-
est Q factor and potentially have the most influence on
transient behavior of the tank.
When the signal amplitude of the test sources is
small, in the range of 30 µV, the circuit provides
gain margin of approximately 8.44 dB at frequency of
4.82 GHz where phase shift around the loop equals 0,
refer to curves marked with© on Figures 4 and 5. This
rather excessive gain margin during start-up is due to
size of the transistors used. When in class-C the same
devices have to deliver narrow current pulses yet with
enough amplitude to compensate the total resonator
losses and finite output conductances of cross-coupled
pair. When the same transistors are biased, such a DC
current flows through them (i.e. during oscillator start-
up), the drain currents in the range of 1.2 mA introduce
the open loop gain of 8 dB. Figure 5shows that the res-
onant frequency of the open loop cascade is only 5%
lower than of the closed loop case, approximated from
transient analysis to be equal to 5.08 GHz. When sig-
nal amplitude rises, the non-linearities of both transis-
tors cause compression of gain, until it’s margin drops
to 0 dB (curves marked with △). This is the moment
when oscillator reaches it’s steady state. To observe
this behavior, the amplitude on both ports of open loop
cascade has to increase from initial small signal value
to 470 mV. Note, that under large signal conditions, a
loaded quality factor of the oscillator, as depicted on
Figure 6, drops by 50% from its initial value of 9.4




















Vb = 500 mV, start−up
Vb = 500 mV, steady state
Vb = 350 mV, steady state
Fig. 4: Open loop gain of the proposed oscillator.


















Vb = 500 mV, start−up
Vb = 500 mV, steady state
Vb = 350 mV, steady state
Fig. 5: Phase characteristics of the proposed oscillator.















Vb = 500 mV, start−up
Vb = 500 mV, steady state
Vb = 350 mV, steady state
Fig. 6: Loaded Q factor of the proposed oscillator.
Table 2: Performance comparison with state of the art class-C oscillators.
Ref. CMOS VDD f0 fm L( fm) FBW P FOMTµm V GHz MHz dBc/Hz % mW dBc/Hz
[2] 0.18 1.2 4.84 1 -125 2.1 3.4 -180
[3] 0.18 0.2 4.5 1 -104 1 0.114 -166
[4] 0.18 1 3.1 1 -123 20 1.57 -197
[5] 0.13 1 5.2 3 -131 14 1.4 -197
[6] 0.09 0.6 5.1 3 -127 2.6 0.86 -181
This 0.13 0.35 5 1 -115 5.6 0.5 -187
work
down to 4.71. This can be explained by instantaneous
drain current increase during switching, effectively in-
creasing drain to source conductances in both transis-
tors and present higher load to the resonator. In the last
case, curves marked with ♦ on Figures 4-6 represent
steady state response of the same oscillator where the
bias conditions has been modified. Both transistors are
now biased as class-C devices and Vb = 350 mV for
Vth = 400 mV. Less power drawn from the source re-
duces the amount of current in the circuit, resulting in
smaller oscillation amplitude. When the oscillator op-
erates in class-C, the voltage amplitude on both ports
necessary to decrease the open loop gain to 0 dB is
close to 250 mV. The transient simulation conducted
to compare these results showed the signal with am-
plitude of 268 mV, that is 7% larger than found using
the open loop technique. The main source of this er-
ror comes from the use of varactors, that are inherently
non-linear, and therefore introducing additional set of
amplitude dependant parasitics that are distributed dif-
ferently in the closed and open loop circuits. Although
in the case of class-C bias scheme a generated RF am-
plitude is smaller, the transistors stay “on” for shorter
period than during start-up, effectively reducing a load-
ing presented to the resonator. This manifests itself
in a improvement of loaded quality factor, that as de-
picted in Figure 6, now much closer to the value of
original, unloaded tank. One can think that the QL in-
crease should immediately translate into smaller phase
noise, however in the case of class-C oscillator this
mechanism is not straightforward. Firstly, relatively
short current pulses consists of larger number of spec-
tral components that are responsible for noise folding
in the oscillators [9]. Secondly, class-C VCO operates
under smaller RMS power and generates smaller am-
plitudes that may not necessarily translate into an im-
proved phase noise performance.
b) Phase noise and figure of merit comparison
To compare the performance of various oscillators, a
normalized parameter known as figure of merit with
tuning range (FOMT) can be used. This function al-
lows fair benchmark of phase noise of oscillators work-
ing at different frequencies, tuning ranges, fractional
bandwidths and power consumption. One generally ac-
cepted FOMT has the following form:








where L( fm) is phase noise at frequency offset of fm,
f0 is resonant frequency, FBW is fractional bandwidth
in % of the carrier and P is a maximum DC power con-
sumption of the core expressed in mW. Since in the
presented paper class-C oscillator does not consume
power in a static sense, (5) is modified such a RMS
power is taken into account instead.
As in the case of open loop analysis from the pre-
vious section, oscillator biased with Vb = 500 mV
has been simulated. The average SSB phase noise
at 1 MHz offset from the carrier is equal to -
116.37 dBc/Hz, for 0.94 mW RMS power consumed
from 350 mV power supply. For the tuning range
of 280 MHz and 5 GHz carrier, (5) yields FOMT1 =
−185.4 dBc/Hz.
The average phase noise for the proposed class-C
VCO biased at Vb = 350 mV is equal to -
115.66 dBc/Hz at 1 MHz from the carrier. This proves
that improved QL does not translate into lower phase
noise in this case, as the amplitude of RF signal is now
smaller due to a smaller power consumption. Tran-
sient simulations reveal that RMS power in steady
state for this bias condition is equal to 0.48 mW, 49%
less than during start-up. These values translate to
FOMT2 = −187.6 dBc/Hz, thus although phase noise
is only 0.7 dB worse for the proposed bias scheme,
the figure of merit improves by more than 2 dB. Ta-
ble 2 presents a performance comparison of realised
state of the art class-C VCOs presented in the liter-
ature. Even though the results presented in this pa-
per are simulated, there is still 5 to 7 dB safety mar-
gin of theoretical FOMT in comparison to the VCOs
with tuning ranges below 10%. Authors of [4] and [5]
employed switched capacitor or varactor arrays, effec-
tively increasing FOMT over a single varactor solution
presented in this paper by the cost of the chip area, not
included in the comparison.
V CONCLUSION
In this paper we have presented a new analysis and
design methodology of class-C cross-coupled CMOS
oscillators. The use of open loop approach and large
signal S-parameter simulations allow to estimate oscil-
lation amplitude and load quality factor of the circuit,
and subsequently optimise it if necessary for low phase
noise and low power operation. The obtained results
match these of transient simulations, confirming that
the proposed open loop technique provides simple and
intuitive yet effective tool improving the design of high
performance, low voltage CMOS oscillators.
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